JMAG solution: Higher fidelity motor HILS of FPGA-based by model-based development

Koji Fukusumi
Application Engineering Department, dSPACE Japan K.K.

Abstract

As a solution for verification of a motor controller with higher accuracy, Hardware In the Loop (HIL) simulation based on a spatial harmonics model which is implemented on FPGA and the motor parameters extracted from JMAG-RT is very effective. This seminar gives information about comparison of dq model and spatial harmonics model on HILS, and some solutions to the issue of increase of the motor parameters due to the tests with higher accuracy. Additionally, the latest solutions such as inter-FPGA communication, a DCDC converter model and improvement of usability as tools are presented.

Membership registration (free) is required to read Proceedings

Beyond this, it is member-only content. Please Sign-in.
If you are not registered, please click the “Create an account” button.
By registering as a member, you can browse technical materials and other member-only contents for free.

Create an account   Sign in  

Search Filter

  • All Categories

Proceedings Archives