JMAG solution: Higher fidelity motor HILS of FPGA-based by model-based development

Koji Fukusumi
Application Engineering Department, dSPACE Japan K.K.


As a solution for verification of a motor controller with higher accuracy, Hardware In the Loop (HIL) simulation based on a spatial harmonics model which is implemented on FPGA and the motor parameters extracted from JMAG-RT is very effective. This seminar gives information about comparison of dq model and spatial harmonics model on HILS, and some solutions to the issue of increase of the motor parameters due to the tests with higher accuracy. Additionally, the latest solutions such as inter-FPGA communication, a DCDC converter model and improvement of usability as tools are presented.

To read Proceedings, please sign-in.

Protected content here, for members only.
You need to sign in as a Regular JMAG Software User (paid user) or JMAG WEB MEMBER (free membership).

By registering as a JMAG WEB MEMBER, you can browse technical materials and other member-only contents for free.
If you are not registered, click the “Create an Account” button.

Create an Account Sign in 

Sign In
Create an account (Free) About authentication ID for JMAG website

Search Filter

  • All Categories

Proceedings Archives